



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/599,526	06/23/2000	Joseph Herbst	108339-09031	1170

32294 7590 02/09/2005

SQUIRE, SANDERS & DEMPSEY L.L.P.  
14TH FLOOR  
8000 TOWERS CRESCENT  
TYSONS CORNER, VA 22182

EXAMINER

LEVITAN, DMITRY

ART UNIT PAPER NUMBER

2662

DATE MAILED: 02/09/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

**Office Action Summary**

Application No.

09/599,526

Applicant(s)

HERBST, JOSEPH

Examiner

Dmitry Levitan

Art Unit

2662

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --  
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on amendment, filed 10/25/04.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 1-22 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☒ Claim(s) 15 and 22 is/are allowed.
- 6) ☒ Claim(s) 1-14 and 16-21 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- \* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)  
Paper No(s)/Mail Date \_\_\_\_\_
- 4) ☐ Interview Summary (PTO-413)  
Paper No(s)/Mail Date. \_\_\_\_\_
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: \_\_\_\_\_

Art Unit: 2662

Amendment, filed 10/25/04 has been entered. Claims 1-22 remain pending.

***Claim Rejections - 35 USC § 112***

1. The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

2. Claims 2-4, 6-7 and 11-12 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

Claims 2, 6 and 11 limitation “receiving a data storage enable signal at a first input to the circuit/first flip-flop” is unclear, because it is not understood what “enable signal” is claimed.

The disclosed circuit on Fig. 31, comprising elements 101-103, has two inputs A and B, shown as data on Fig. 32. Examiner believes that data signals are not defined as “enable signal” and, in addition, the glitchless fractional clock pulse at the input of the storage unit 104 is disclosed as a data storage enable signal.

So Examiner does not understand, what is a data storage enable signal in the claimed circuit.

***Claim Rejections - 35 USC § 103***

1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Art Unit: 2662

2. Claims 1, 5, 8-10, 13, 14, 16-21 are rejected under 35 U.S.C. 103(a) as being unpatentable over Nelson (US 4,756,010) in view of Kish (US 4,740,962).

3. Regarding claims 1, 5 and 8-10, Nelson substantially teaches the limitations of the claims:

A method and apparatus generating a glitchless fractional clock pulse in a circuit, wherein said glitchless fractional clock pulse is of shorter period than a system core clock pulse (data sample pulses G compared with recovered clock F on Fig. 3A, generated by a circuit on Fig. 1 or 2 and 5:27-39, wherein the sample pulses are shorter than the recovered clock pulses).

Nelson does not teach transmitting glitchless fractional clock pulse from the circuit to a data storage element and storing data in the element upon receiving glitchless fractional clock pulse.

Kish teaches transmitting glitchless fractional clock pulse from the circuit to a data storage element and storing data in the element upon receiving glitchless fractional clock pulse

(transmitting clock from the clock extractor 32 to the write clock input of FIFO 36 as shown on Fig. 3 and 4:12-24). It would have been obvious to one of ordinary skill in the art at the time the invention was made to add transmitting glitchless fractional clock pulse from the circuit to a data storage element and storing data in the element upon receiving glitchless fractional clock pulse of Kish to the system of Nelson to improve the system resistance to noise by utilizing data sampling in the center of the data signal (Nelson 7:36-40).

In addition, regarding claim 5, FIFO comprises numerous latches.

In addition, regarding claim 10, Nelson teaches receiving latch enable pulses (data sample pulses G on Fig. 3A).

Art Unit: 2662

4. Regarding claim 13, 17, 18 and 20, Nelson substantially teaches the limitations of the claim:

An apparatus generating a glitchless fractional clock pulse in a circuit, wherein said glitchless fractional clock pulse is of shorter period than a system core clock pulse (data sample pulses G compared with recovered clock F on Fig. 3A, generated by a circuit on Fig. 1 or 2 and 5:27-39), having an activating input, a clock input and a logic output (circuit on Fig. 1 and 2 with POWER ON, RECOVERED CLOCK input F and DATA SAMPLE PULSES G) and data port interface (DATA INPUT A on Fig. 1).

Nelson does not teach one storage element having a data input, a storage enable input and data output.

Kish teaches one storage element having a data input, a storage enable input and data output (FIFO 36 comprising: data input DATA IN, write clock input 4:12-24 and DATA OUT on Fig. 3).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to connect the storage element of Kish to the system of Nelson to improve the system resistance to noise by utilizing data sampling in the center of the data signal (Nelson 7:36-40).

In addition, regarding claim 18, Nelson teaches a communication channel to deliver the data to the apparatus (radio channel 1:5-22).

5. Regarding claims 14 and 21, FIFO inherently comprises at least one latch, because latches are essential for the FIFO operation.

6. Regarding claim 19, Kish teaches memory management unit for controlling the storage of data (COUNTER 64 connected to FIFO 36 RESET input on Fig. 3).

Art Unit: 2662

7. Regarding claim 16, Nelson in view of Kish substantially teaches the limitation of the claim (see claim 13 rejection above).

Nelson in view of Kish does not teach generating the clock pulse at the logical output of the AND gate.

It would have been obvious to one of ordinary skill in the art at the time the invention was made to add AND gate to the system of Nelson in view of Kish as a design choice, because NOR gate or other gates can work in the system as well (Nelson Fig. 1, NOR element 120).

#### *Allowable Subject Matter*

8. Claims 15 and 22 are allowed.

#### *Conclusion*

9. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Stepp            US004535461            Digital clock bit synchronizer.

Tasto            US004817117            Method and circuit for bit synchronization of a data block.

Pauer            US005025461            Method and circuit for recovering clock from a received digital signal.

Halsall            Data communications, computer networks and open systems, Addison-Wesley, fourth edition, 1996, pages 23 and 24.


Any inquiry concerning this communication or earlier communications from the examiner should be directed to Dmitry Levitan whose telephone number is (571) 272-3093. The examiner can normally be reached on 8:30 to 4:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Hassan Kizou can be reached on (571) 272-3088. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).



Dmitry Levitan  
Patent Examiner  
02/03/05.



HASSAN KIZOU  
SUPERVISORY PATENT EXAMINER  
TECHNOLOGY CENTER 2600